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Abstract 
A fast and accurate 420 Khz phase measuring circuit has been 
developed and is documented. The circuit 1s part of a laser 
based continuous wave modulated optical distance measuring system 
(CW-L1dar). Using a crosscorrelatlon scheme, the circuit ex- 
tracts the phase angle Information from a 420 Khz sine wave ob- 
scured by noise. To minimize integration time, the undeslred 
high frequency components resulting from the crosscorrelation 
operation are eliminated by harmonic cancellation instead of low 
pass filtering. The circuit then converts the phase angle in- 
formation to target distance based on the wavelength of the modu- 
lating signal. The target distance is displayed digitally. 
The relations between the signal to noise ratio of the noisy 
received signal, the accuracy of the resulting distance measure- 
ment, and the Integration time Involved are derived and discussed. 
System error is evaluated. Methods to Improve system performance 
are investigated. 
1.  Introduction 
A "light detection and ranqinq system (Lidar) using amplitude 
modulation of the light carrier can make distance measurements to 
a target in the same manner as conventional radar. For certain 
applications it is better to give the carrier a continuous sinu- 
soidal AM modulation rather than pulsing it. This results in a 
higher resolution of small distance changes. However, informa- 
tion about absolute distance is lost. Such a system, using liaht 
as the carrier, is most properly called a continuous wave Lidar 
(CW-L1dar). 
A CW Lidar system, of which the phase detector, as described 
In this paper, is a part, has been constructed by Eberhardt and 
n 21 
co-workers1- ' J and is outlined 1n Figure 1. The operation of 
the system is as follows. A helium-neon laser beam (A) is direct- 
ed by a lens (B) through a L1Ta03 crystal which 1s a part of a 
microwave resonant cavity (C). A sinusoidal signal of approxi- 
mately 3.82 Ghz is generated by a microwave oscillator (P), ampH- 
fied (Q), and applied to the cavity (C),. resulting in the AM modu- 
lation of the laser beam intensity by the microwave signal. A 
fraction of the modulated light from this modulating cavity is 
then split from the main beam (D) to serve as the reference sig- 
nal. The main beam is focussed into a colUmator (F) which 
is adjusted to expand the beam and refocus it at the target (I). 
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The expanded beam 1s guided by one mirror (G) to a second mirror 
(H) attached to a telescope (J) at the center of Its objective 
lens. The beam 1s launched to the tarqet from this second mirror. 
Light reflected from the target is gathered by the telescope and 
is focussed throuqh a second LiTaO- crystal which is a part of a 
second microwave resonant cavity (K). A second microwave signal 
is generated by another oscillator (R), amplified (S), and applied 
to this second cavity (K). The difference frequency between the 
two microwave oscillators (P and R) is phase locked (T) to a 
420 Khz crystal oscillator (U) so that the microwave frequencies 
remain exactly 420 Khz apart. Therefore, the resulting light 
signals emerging from this second crystal include a component at 
the 420 Khz difference frequency which has the same phase as the 
reflected microwave signal. This 420 Khz component is detected 
by a photomultipHer tube (L) and constitutes the received signal. 
The fraction of light that was split off as a reference signal 
(D) 1s directed (E) throuqh another LiTaOg crystal which is also 
a part of the demodulating cavity (K). The light signals emerging 
from this crystal include a component again at the 420 Khz dif- 
ference frequency which has the same phase as the reference signal. 
This 420 Khz component 1s detected by a second photomultlplier 
tube (M) and constitutes the reference signal. A subsystem (N) 
accurately measures the phase difference between the received 
and reference signals. This subsystem then converts that phase 
measurement to a corresponding distance measurement and displays 
the measurement to complete the L1dar system. The design and 
development of this subsystem 1s the subject of this paper. A 
functional block diagram of the subsystem appears in Figure 28. 
2.  System Overview 
2.1 Optimum Phase Detection 
To determine and ultimately display the relative target dis- 
tance measured by the Lldar system,the phase difference between 
the reference and received sinusoidal Intermediate frequency s1p- 
nals must be measured. Due to the presence of quantum noise in 
the received sianal, as-well as receiver noise, the detector 
chosen should be capable of optimally extracting the phase angle 
of the 420 Khz sinewave 1n the shortest possible time. It can be 
shownL J that the optimum detector for such a condition is one in 
which the noisy received signal 1s simultaneously compared to 
reference sinusoids with all the possible phase angles. The refer- 
ence sinusoid making the closest approximation to the received 
signal then indicates the received signal's phase angle. 
One way to implement such a detector would be to crosscor- 
relate the received signal with a reference sinusoid of the same 
frequency. Crosscorrelatlon Involves shlftinq one waveform 1n 
time with respect to a second waveform and provides a measure of 
the similarity between the two waveforms as a function of the time 
shift performed.'- J Since a time shift for a sinusoidal signal 
can be also interpreted as a phase shift, correlation 1n this case 
would provide a measure of the similarity between the received 
signal and the reference signal as a function of the phase shift 
between them, which is exactly what an optimum detector 1s required 
6 
to do. 
For periodic signals, the expression for the crosscorrelatlon 
function is given by 
T T/2 
X12(T) = f J   f,(t) f?(t-T) dt , u i _T/2 i   d. 
where f-j (t) and f«(t) are the functions to be crosscorrelated and 
T 1s the period of f-.(t) and f2(t). To find the crosscorrelation 
function between the received and reference signals, the expres- 
sions for the received and reference signals must be substituted 
into the above equation for evaluation. The reference signal 1s 
written in the form b cos(u>t+y). The received signal 1s of the 
form a cos(u>t+e) + n(t), where n(t) represents a noise component. 
By replacing the reference signal's phase angle y by (e-$), 
the single variable <f> now represents the phase difference between 
the two signals, which 1s the ultimate information to be obtained. 
Replacing <f> by cox transforms the phase difference <j> to a propor- 
tional time delay x, required by the crosscorrelatlon process. 
By substituting the expressions a cos(wt+<j>) + n(t) and 
b cos(o>(t-x)+<|>) for f-j(t) and f«(t) and evaluating the Integral 
(as performed 1n the appendix), the function I— cos* is obtained 
as the crosscorrelatlon function. This function does indeed pro- 
vide a measure of the phase angle between the two signals, and can 
be further processed to evaluate <f>. 
2.2 Crosscorrelating Detector Schemes 
Upon Implementing a detector usinq just the above crosscorrela- 
tion function, the following difficulties arise. First, the in- 
verse cosine function required to recover $ has a periodicity in 
only 180°. Hence, there will be ambiguities over half of the 
possible 360° interval available from the crosscorrelation process. 
Also, another type of ambiguity results for a crosscorrelation 
function value of zero. This can indicate either a 90° phase 
difference or no correlation at all, which would be the case if 
the received signal disappeared. To overcome these ambiguities, 
a second signal can be derived by crosscorrelating the received 
signal with a quadrature version of the reference signal. The 
resulting function would be proportional to sin<{>. These two out- 
put signals will allow a full 360° resolution of the angle <j>. 
Another difficulty lies in the fact that the amplitude of the 
received signal, a, can vary, depending on the reflectivity of 
the target. These amplitude variations will affect the value of 
the crosscorrelation function just as changes 1n <|» do. Therefore, 
amplitude variations must somehow be distinguished from phase 
changes so that errors do not result when computing «|> from the 
function value. 
Figure 2 shows a block diagram of a phase detector usina cross- 
correlation to produce two outputs proportional to sin* and cos*. 
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This phase detector first generates a quadrature version of the 
reference signal by introducing a 90° phase shift in that signal. 
The incoming received signal is then multiplied separately by 
both the original reference signal and the quadrature reference 
signal. The low pass filters eliminate the 2a>t terms and the 
final outputs are then the two desired functions proportional to 
sin* and cos*. 
This scheme can be modified as shown 1n Figure 3 to replace 
the low pass filters by harmonic cancellation of the 2wt terms. 
This scheme requires one additional signal, a quadrature version 
of the received signal, two additional multiplications, and two 
summations. Four products are formed by multiplying together 
each possible combination of a reference signal and a received 
signal. By summing the two products containing the'|=- cos* term 
and subtracting the two products containing the |- sincj> term the 
higher frequency components at 2u> add to zero 1n both cases, leav- 
ing only the signals proportional to sin* and cos*. This harmonic 
cancellation process gives the same result as low pass filtering 
the 2w frequency component. In this second scheme, low pass fil- 
terlng still is optional. It would improve the mean square devi- 
ation of the angle reading but would increase the time necessary 
for one measurement. 
In either approach, further averaging of the ab cos* and 
ab sin* information over an interval can be handled in a digital 
10 
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manner. In both approaches a step change in <j> results in a tran- 
sient. In the first scheme the transient occurs at the low pass 
filters. In the second scheme the transient occurs at the 90° 
phase shifter. At this time, no conclusions have been drawn as 
to which approach would handle such a step change in $ in the best 
manner. The harmonic cancellation approach was the approach 
chosen to construct the detector. 
2.3 Elimination of Initial Amplitude Dependences 
The next step in the phase measurement operation 1s to re- 
trieve the phase angle <j> from the sine and cosine information 
provided by the crosscorrelatlon. However, before implementing 
the Inverse sine and cosine functions, the dependence of the cross- 
correlation functions on the amplitude, a, of the received signal 
should be eliminated. Changes in a or b could be falsely inter- 
preted as a change 1n <f>. Since both of the correlation signals 
proportional to cos<j> and s1n<j> have the same amplitude, forming a 
ratio of the two signals will eliminate the dependences on a and 
b. This operation will create a new trigonometric function, 
either the tangent or the cotangent of the angle $ depending on 
how the ratio is formed. 
Although forming a ratio solves the problem associated with 
initial amplitudes, 1t creates a new problem when implementing the 
12 
new inverse function. The old functions, sine and cosine, have 
ranges from minus one to plus one inclusive. The tangent and co- 
tangent functions each have ranges which span from minus Infinity 
to plus infinity, an interval which will be much harder to work 
with. However, since the tangent and cotangent functions are 
reciprocals of each other, one of the two always lies between 
minus one and plus one Inclusive. Therefore, if both functions 
are formed simultaneously by doing two separate divisions, one 
quotient will always be 1n that convenient minus one to plus one 
range, and that quotient can be used to determine 41. Note also 
that when one quotient is ±1, the other must also be ±1 so that 
at and only at the very endpolnts of the minus one to plus one 
range either quotient could be used to determine $. 
A block diagram for the Implementation of these divisions 
1s shown 1n Figure 4. Since a simple analog divider will not re- 
main stable when allowed to operate over all four quadrants, the 
divisions will be limited to two quadrants by taking the absolute 
value of the denominator signal before dividing. This will Insure 
two quadrant operations because the denominator can never be neg- 
ative. Therefore, strictly speaking, the functions formed by the 
two divisions are really i^letl and TsTn*I * 6raPns °^ tn^se two 
functions also appear in Figure 4. From these curves it can be 
seen that both of these functions are periodic 1n 360° intervals 
13 
ab sin* 
O  
ab cos* 
o——— 
-> 
ABSOLUTE 
VALUE 
-> 
|ab cos*| 
-> 
ANALOG DIVIDER 
Numerator 
Quotient 
Denominator 
sin* 
cos* 
> 
360e 
ab cos* 
O  
ab sin* 
O  
cos* 
sin*, 1 
-> 
ABSOLUTE 
VALUE 
|ab s1n*| 
•> 
-> 
ANALOG DIVIDER 
Numerator 
Quotient 
Denominator 
180* 360* 
-1- 
FIGURE 4  Analog divisions to remove Initial amplitude 
dependences and the resulting functions. 
cos* 
;1n*J 
14 
and that one of the functions 1s always 1n the range minus one to 
plus one. 
An analog circuit that generates as output the absolute value 
of its input signal 1s essentially a full wave rectifier. The 
accuracy of such a circuit usually becomes quite poor for input 
signal levels around zero due to nonlinearities when crossing from 
minus to plus and vice versa. In light of this fact, the above 
mentioned divisions should be examined to determine when their 
quotients may be affected by such errors. From Figure 4, it can 
be seen that <j» is determined using the quotient |e?jjf i over the 
intervals 45° to 135° and 225° to 315°. In these two Intervals, 
the value of s1n<}> 1s always 1n the range .707 to 1.000 or -.707 
to -1.000 and does not go through or even approach zero. So, in 
these two intervals there should be no inaccuracies resulting 
from taking the absolute value of s1n<j> as the denominator function. 
Over the remaining two intervals, <j> 1s determined using the quo- 
tient i cos A I' In tnese tw0 intervals the value of cos<j> 1s always 
1n the range .707 to 1.000 or -.707 to -1.000 and does not qo 
through or approach zero. So, In these remaining Intervals there 
should also be no inaccuracies resulting from taking the absolute 
value of cos<|> as the denominator function. Thus, the use of abso- 
lute value circuits will not affect the accuracy of measuring any 
angle <t>. 
15 
2.4 Sampling 
The two signals |cost I and )s?ntI w^11 have to be samP1ed :+|   |s1n<H 
for conversion to digital form for further processing as shown In 
Figure 5. Each signal is converted independently by its own sample 
and hold amplifier and 12 bit analog to digital convertor. The 
sample and hold amplifier output follows the analog signal input 
until the amplifier receives a sample and hold command. At this 
time, the output freezes at its current value, essentially sam- 
pling the input signal, and remains constant so that the analog 
to digital convertor can digitize the sample. Once the sample 1s 
converted to digital information, the sample and hold amplifier 
output again follows the input signal until another command 1s 
received. 
The sampling rate will be limited primarily by the conversion 
time of the analog to digital convertors. With reasonable effort 
1t is difficult to accurately sample and convert with 12 bit reso- 
lution 1n a time shorter than 25 microseconds. This conversion 
time is roughly ten times longer than 2.38us, one period of 420 
Khz. Hence, at least 10 periods of 420 Khz will occur between 
sample times. It is aulte Important to properly relate the sam- 
pling rate to this 2.38us period of 420 Khz because the signals 
being sampled will contain spurious amounts of the 420 Khz signal 
and its harmonies resulting from inaccuracies 1n the previous 
16 
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multiplications and summations. If there are no integral rela- 
tions between the sampling rate and 420 Khz, a periodic variation 
In the distance reading will result. 
The following scheme was devised to generate a sampling rate 
which 1s both related to the spurious 420 Khz period and allows 
for adequate conversion time. With timing derived from the 420 
Khz reference, a sampling clock generates a sample and hold com- 
15 ( 
mand every 15 yg- periods of that 420 Khz reference or every 
37.95ps. Therefore, with respect to the 420 Khz period, samples 
are taken at 16 evenly spaced instances throughout the period, as 
shown 1n Figure 6. Each new sample Is taken yr of a period sooner 
than the previous sample was taken. Thus, the sample times for 
every group of 16 consecutive samples span exactly 1 period of 
420 Khz. By accumulating the samples 1n groups of 16 for averag- 
ing, any contributions in the sample values due to spurious 
420 Khz signals will sum to zero because the average value of a 
sinusoid when effectively sampled over one or more periods is 
zero. As also shown 1n Figure 6, every group of 16 consecutive 
samples span exactly 2 periods of 840 Khz. Therefore, the ac- 
cumulating of 16 samples for averaging will also eliminate any 
contributions to the samples from 840 Khz spurious signals. 
18 
420 Khz 
PERIOD 
840 Khz 
PERIOD 
AAAAAAAAAAAAA   A  A A A 
1     16    15  14   13    12  11    10    9      8    7     6      5    4     3      2    1 
SAMPLE NUMBERS 
FIGURE 6 The sample times of a aroup of 16 samples with respect to 
the 420 Khz and 840 Khz periods. Sample 1 is arbitrarily 
referenced to the zero crosslna for Illustration purposes. 
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2.5 Angle Computation and Distance Display 
The remaining operations required to Interpret the phase 
angle, average the samples, and display a relative distance 
measurement are outlined 1n Figure 7. The two analog to digital 
convertors provide a 12 bit digital representation of each of 
the sampled signals i cos A I ancl Islnll • Since tne sampled sig- 
nals can be both positive and negative, the convertors are con- 
figured in a bipolar mode. For this reason, the most significant 
bit from the convertors can be interpreted as a sign bit. Also, 
for sample values exceeding the Input range of the convertors, 
overrange signals are generated to Indicate the validity of the 
convertors' output data. 
One of the two digitized signals 1s selected by a two to one 
selector based on the conditions of the overrange signals. The 
selected function output Is used as an address for a PROM lookup 
table, in which 1s stored the inverse trigonometric function to 
determine <j>. Data from the lookup table represent the phase angle 
whose function appears as the address. It 1s only necessary to 
store a principal branch of the function, from -45° to +45°, be- 
cause the additional quadrant Information can be determined from 
the sign bits and the selected function. Based on these three 
signals, arithmetic logic units add or subtract the proper constant 
to the angle, to place 1t into the correct quadrant. The final 
20 
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fully decoded angle value 1s then summed into an accumulator to 
await averaging. 
When the 16 samples to be averaged have been converted and 
accumulated, the resulting sum 1n the accumulator is divided by 
16 to provide the averaged value of the phase difference <j>. This 
value is then scaled to the actual distance by digital multiplica- 
tion with a selectable constant determined in the following way. 
Due to the reflection from the target, the phase of the received 
signal changes 360° for e^ery change 1n target distance of one 
half the wavelength of the microwave modulating frequency. There- 
fore, the scaling constant required to convert an angle measure to 
5A    A distance measure 1s given by the expression ^p- or yw> where A 
is the wavelength of the microwave modulating frequency. If A is 
specified in millimeters, the distance measure will be in milli- 
meters. The final product of this multiplication 1s then dis- 
played on an LED readout as a distance measurement. 
3.  Crosscorrelating Phase Detector Construction 
3.1 Preamplifiers 
A crosscorrelating phase detector for the phase measurement 
system has been constructed using the harmonic cancellation 
scheme. The detector uses Analog Devices Model AD429B wideband 
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analog multipliers and National Model LH0024 operational ampli- 
fiers to Implement the required analog operations as outlined in 
Figure 8. The reference and received signals are each buffered 
and amplified if necessary by a wideband preamplifier composed of 
an LH0024 operational amplifier. A schematic of the preamplifier 
appears 1n Figure 9. The preamplifier can provide up to 40 dB of 
gain over a 7Mhz bandwidth with the frequency compensation net- 
work shown. An offset adjustment 1s provided to null the output 
voltage to zero for zero input. A test point on the output 1s 
provided for alignment. Finally, the power supply inputs are by- 
passed to ground with filter capacitors. 
The preamplifiers boost the amplitudes of the received and 
reference Input signals to 10 volts peak before further processing. 
This peak value was chosen to utilize the full dynamic range 
available from the analog multipliers. 
After construction, the preamplifiers were tested to experi- 
mentally measure their gains and phase delays at 420 Khz. A 
maximum gain of 38.5 dB and a phase delay of 17.0° were measured 
for the reference signal preamplifier. A maximum gain of 38.4 dB 
and a phase delay of 20.4° were measured for the received signal 
preamplifier. The phase delays appear to be troublesome because 
they will produce an additional 3.4° phase difference between the 
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FIGURE 9  Buffer amplifier and phase shifter schematics. 
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reference and received signals as these signals pass through the 
preamplifiers. This additional phase difference remains constant 
at 3.4° regardless of the true phase difference between the sig- 
nals because the preamplifier delays are functions of frequency 
only, and the signal frequencies remain constant at 420 Khz. 
This 3.4° difference 1s then simply an offset which translates 
Into a movement of the absolute location of the zero point of the 
distance measurement scale by ^5- or about 1 percent. Since at 
this time the final distance measurement is only to be a relative 
measurement, offsets or shifts in the entire scale are unimportant. 
Therefore, the phase delays due to the preamplifiers do not re- 
sult in errors for relative distance measurements and will not 
have to be compensated for. 
3.2 Phase Shifters 
The two quadrature signals required for the crosscorrelatlon 
are derived from the buffered input signals by applying each buf- 
fered signal to a unity gain phase shifter using an LH0024 opera- 
tional amplifier. A schematic of the phase shifter appears in 
Figure 9. The resistor-capacitor network (an Integrator) at the 
input to the operational amplifier can be adjusted to provide a 
90° phase shift between the input and output signals at 420 Khz 
with unity gain. The operational amplifier is compensated for a 
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20 dB gain by the 20pf capacitor, the 5pf feedback capacitor, and 
the .lpf output capacitor. With this compensation the bandwidth 
is about 2 Mhz. Again, an offset null adjustment, an output test 
point, and high frequency bypass capacitors on the power leads 
are provided for each phase shifter. 
After construction, the phase shifters were tested and ad- 
justed for 90° phase shifts with unity gain at 420 Khz so that the 
output of each phase shifter is a quadrature version of Its Input 
at the same amplitude of approximately 10 volts peak. 
3.3 Analog Multiplications 
The analog multiplications between received and reference 
signals are performed by four Analog Devices Model 429B wideband 
XY 
multipliers. The function realized by each multiplier is TK-, 
where X and Y are the two analog Input signals. These multipliers 
have a rated 3 dB bandwidth of 10 Mhz and a full bandwidth of 
2 Mhz. Over this frequency range, full accuracy of .3% of full 
scale can be achieved with external trimming. This figure In- 
cludes the effects of Irreducible errors due to undesired leakage 
from the input signals through to the output signal, a situation 
referred to as feedthrough.  Based on this accuracy figure, the 
amount of spurious 420 Khz signal observed at the multiplier 
output should not exceed 30mV peak for 10V peak inputs. 
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Figure 10 details the circuitry required for each multiplier, 
Including the external trimming controls required to achieve 
highest accuracy. The X balance and Y balance adjustments com- 
pensate for DC input offset voltages and the output balance ad- 
justment nulls the output voltage to zero for a zero input simul- 
taneously on the X and Y Inputs. The power supply inputs on each 
multiplier are bypassed to ground by high frequency filter 
capacitors. 
3.4 Harmonic Cancellation Summations 
The products from each multiplier, as shown in Table 1 under 
Figure 10, contain both a DC term proportional to either sin* or 
cos* and an 840 Khz term proportional to either sine or cosine. 
As shown back 1n Figure 3, by properly summing these products, the 
terms at 840 Khz will cancel, leaving only the DC terms propor- 
tional to sin* and cos*. 
The two products containing the 840 Khz terms that are pro- 
portional to the cosine are added using an LH0024 operational 
amplifier configured as a summing amplifier. A schematic of this 
summer appears in Figure 11. This circuit adds together the prod- 
uct signals at its inputs, forming a DC output proportional to 
cos*. The circuit is designed to sum each Input with unity gain. 
The operational amplifier is therefore compensated for unity gain 
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FIGURE 10     Schematic of an AD429B analog multiplier with 
external trimming adjustments. 
Table 1 
Multiplier 
Number 
X Input 
(Reference) 
Y Input 
(Received) 
Output 
10 cos(u>t+8-<fr) 
10 s1n(wt+e-<fr) 
10 s1n(u>t+e-$) 
10 cos(«t+e-<j>) 
10a cos(wt+e) 
10a s1n(wt+e) 
10a cos(ut+e) 
10a s1n(ut+e) 
5a cos* 
+ 5a cos(2a>t+2e-4>) 
5a cos* 
-5a cos(2wt+2e-$) 
-5a s1n$ 
+ 5a s1n(2wt+2e-$) 
5a s1n<fr 
+ 5a s1n(2wt+2e-$) 
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FIGURE 11  Summing and differencing amplifier schematics. 
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by the two 33 pf capacitors, the 2.2pf feedback capacitor, and 
the .lpf output capacitor. The bandwidth with this compensation 
1s about 7 Mhz. Power supply bypass capacitors, an offset ad- 
justment, and an output test point are again provided for this 
summer. 
Since a gain of exactly unity for both Input signals of 
this summer was desired, precision resistors were used in con- 
struction. After construction was complete and testing begun, 
» 
tHe 200n precision resistor was added into the feedback loop to 
trim the summer for best accuracy. 
The two products containing the 840 Khz terms that are pro- 
portional to the sine are subtracted using an LH0024 operational 
am.plifier configured as a differencing amplifier. A schematic of 
this circuit appears in Figure 11. This circuit subtracts the 
product at Its inverting input from the product at Its non-invert- 
ing Input and forms a DC output proportional to sin*. The circuit 
is designed for unity gain and therefore the operational amplifier 
must be compensated for unity gain. The compensation 1s identi- 
cal to that used in the previously described summer, namely the 
two 33pf capacitors, the 2.2pf feedback capacitor, and the .luf 
output capacitor. The bandwidth again is 7 Mhz. Power supply 
bypass capacitors, an offset adjustment, and an output test point 
are all provided. 
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Since a highly accurate differencing amplifier was desired, 
precision resistors were again used 1n the construction of this 
circuit. After construction was complete, Initial testing dis- 
closed that 1t was necessary to add both a .7pf capacitance and a 
1.85Mn resistance onto the nonlnvertlng Input as shown 1n Figure 
11 for best accuracy. 
The output of the summing amplifier, 10a cos* and the output 
from the differencing amplifier, 10a sin* are DC levels that can 
range from -10 to +10 volts peak depending upon the values of * 
and a. Also present in the outputs are spurious signals at both 
420 Khz and 840 Khz. The 420 Khz signals result from the pre- 
viously mentioned multiplier feedthrough errors from the input 
signals. The 840 Khz signals are due to Incomplete harmonic 
cancellation during summing or differencing operations. 
3.5 Precision Rectifiers for Absolute Values 
The dependence on a of the sin* and cos* signals 1s elimi- 
nated by forming the ratios |~£ and °^|4 which are then used to J 3
        cos*   sm* 
recover *. However, as detailed in section 3.6, the analog cir- 
cuitry performing these divisions requires that the signal used 
for the denominator be restricted to positive values only. There- 
fore, two precision rectifiers are used to form the absolute 
values of the signals to be used as denominators. Figure 12 
shows the basic rectifier circuit. For V. negative, the first 
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operational amplifier will attempt to drive Its output positive. 
The feedback diode Dj will turn on and clamp that output to ap- 
proximately .7 volts. Diode D2 1s reverse biased for any positive 
output voltage and 1s therefore off. Hence, the resistors R« and 
R3 are in series. Both ends of this series combination are at 
virtual grounds due to the operational amplifiers. Therefore, no 
current can flow through these resistors and the voltage VQ, must 
be zero. The second operational amplifier is configured as a 
standard inverting summing amplifier, with its output given by the 
equation 
R5     R5 
v02 ■ "RJV01 "R^V1n- 
Since R5 = fy = 2R3, the equation simplifies to VQ2 = -2V01 - V^. 
For V.jn negative and therefore VQ, zero, the equation reduces to 
VQ2 = -V.jn which 1s the absolute value function for VV negative. 
For a positive V^n input, the first operational amplifier 
will drive Its output negative. The feedback diode D^ will be 
reverse biased and therefore off, while diode D« will be forward 
V1n biased and therefore on. A current of magnitude 5—will flow 
Rl 
through both R, and R« since their junction 1s at a virtual 
around and current can flow nowhere else. Therefore, the voltage 
V 
VQ-J must be - ^- R2 ■ -V^n, since R-j ■ R2. Recalling that 
V02 = 2V0i - Vjn and replacing Vg-j by -V1n reduces the equation 
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for Vno to Vno = V. , which is the absolute value function for \jc uc       m 
V. positive. Therefore, the precision rectifier circuit shown 
1n Figure 11 indeed produces as Its output the absolute value of 
its Input signal for both positive and negative Inputs. 
Type LM301AN operational amplifiers and type 1N914A switching 
diodes were chosen to construct each precision rectifier whose 
full schematic 1s shown 1n Figure 13. All operational amplifiers 
were compensated for unity gain using single pole compensation by 
placing a 33pf capacitor between pins 1 and 8. All operational 
amplifiers have power supply bypass capacitors and offset null 
adjustments. The circuits were constructed using precision re- 
sistors because the condition R, = R« = R* = R5 = 2R3 must be 
met for best performance. 
As previously mentioned, the accuracy of such precision 
rectifier circuits can become quite poor around zero volts. Also, 
as previously shown, over the Intervals in which each ratio 1s to 
be used, the denominator trigonometric function of <j> 1s always 
between .707 and 1.000 or -.707 and -1.000. Since the amplitude 
of these functions is 10, the voltage inputs to the precision 
rectifier circuits over the intervals of Interest are between 7 
and 10 volts or -7 band -10 volts. Since these ranges do not in- 
clude the region around zero volts, there will be no errors re- 
sulting from Inaccuracies encountered in that zero volts region. 
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3.6 Analog Division 
The divisions to eliminate the dependence on initial ampli- 
tudes can now be performed. Each two quadrant analog divider was 
constructed using an analog multiplier 1n the feedback path of an 
operational amplifier, as outlined 1n Figure 14. The following der- 
ivation of the transfer function for such a configuration shows 
that analog division is indeed accomplished. The multiplier 
produces the function 
„  _ 
VXVY _ Vout * V2 
VM ' ~W   ~    10 
The voltage V, causes a current I of magnitude pp to flow through 
both R resistors. The junction of the two resistors is a virtual 
ground due to the operational amplifier. Therefore, VM must also 
V .y n 
be equal to -IR = -V]. Therefore -V] « ou*0 2 . Solving for 
Vout results in Vout = "10 vj- 
At first glance it would appear that a divider created 1n 
this manner would work in all quadrants. However, if Vw and V„ 
have different signs, the multiplier looks like a negative re- 
sistance 1n the operational amplifier feedback loop, and Insta- 
bility results. To keep the signs of V« and V« the same, Vv must 
be restricted to positive values only. A similar analysis for an 
analog divider using a non-inverting operational amplifier con- 
figuration leads to the same result that one of the two signal 
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FIGURE 14  Implementing analog division using an analog 
multiplier as the feedback element of an 
operational amplifier. 
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Inputs must be unipolar, restricting the divider to two quadrant 
operation. 
The dividers were constructed as shown 1n Figure 15 using 
Zeltex model ZM606 multipliers and type AD301ALN operational 
amplifiers. The ZM606 multiplier has a 500 Khz 3 dB bandwidth 
and an accuracy of .25% with external trims. The X,Y null adjust- 
ment compensates for static feed-through errors. The output zero 
adjustment nulls the output for a zero input on the X and Y inputs. 
The gain adjustment trims the multiplier's gain. The type AD301ALN 
operational amplifier 1s again compensated for unity gain with a 
33pf capacitor. An offset null adjustment 1s provided. Both the 
multiplier and the amplifier have bypass filter capacitors on the 
input power leads. Precision resistors were used to achieve 
highest accuracy. 
Table 2, under Figure 15, lists the two input signals to and 
the output signal from each divider. Each divider output, 
"
10
 ISSl»tI or -10 if°^ti will be used to determine <f> when that 
output is in the -lOv to +10v range because only then is Its ratio 
IcostI or I sin*I in tne desired ~ly t0 +ly >"an9e used to determine 
<j> as discussed 1n the overview. The following sample and hold 
amplifiers and analog to digital convertors are therefore con- 
figured for a -lOv to +10 input level range. However, the divider 
outputs may be as large as ±15 volts. So, to avoid a drastic 
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FIGURE 15     Analog divider schematic. 
Table 2 
Divider 
1 
2 
¥1 
(Numerator) 
10a sin* 
10a cos<t> 
(Denominator) 
|10a cos*| 
110a sin<fr| 
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out 
-10 sin* |cos<j>| 
-in   cos» 
overdriving of those rtfo11owina amplifiers and convertors, the 
output of each divider 1s limited to a range of approximately 
-11 to +11 volts by two 1N4741A 11 volt zener diodes and a 
91n resistor. 
3.7 Sampling and Analog to Digital Conversion 
Each of the quotients -10 .^"f. and -10 if?StI is simul- n |cos$|       I si n<f> | 
taneously sampled and converted to a 12 bit digital code by the 
sample and hold amplifier and analog to digital convertor combina- 
tion shown in Figure 16. The SHA1134 is an Analog Devices general 
purpose sample and hold amplifier and the ADC1133 is an Analog 
Devices 12 bit 25ys conversion time successive approximation 
type analog to digital convertor. The command to sample is re- 
ceived by the convertor which then controls the amplifier mode. 
Upon receipt of the rising edge of the sample command, the 
convertor initializes its conversion sequence and sets the STATUT 
and MSB outputs low, and the STATUS and BIT 2 through BIT 12 out- 
puts high, requiring a maximum time of 100ns. Conversion does 
not begin, however until the trailing edge of the sample command 
arrives. The STATUS output line is connected to the mode control 
input on the sample and hold amplifier. The high to low transition 
of the STATUS output during the convertor's initialization causes 
the amplifier to sample its analog input signal and hold that 
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sample value at its output. The time delay from receipt of this 
mode control transition to the onset of the hold mode, called 
aperature delay, for the SHA1134 is 50ns maximum. The output 
settling time to 0.01% of its final value is lps. Therefore, 
the conversion of this sample value should not begin until at 
least 1.050ps after the STATUS high to low transition. This re- 
quires the sample command to be at least 1.150MS long so that the 
trailing edge does not arrive too soon. 
Once the trailing edge of the sample command occurs, the 
analog to digital convertor begins to create a digital code pro- 
portional to the sample value. The output lines are set 1n order, 
starting with the MSB line. When the LSB line is set, the STATUS 
and STATUS outputs return to low and high levels respectively, 
and the conversion is complete. The time required for conversion 
is 25us. 
When the STATUS output transitions back to a high level, the 
sample and hold amplifier output again follows the analog Input. 
The time necessary for the amplifier output to acquire the Input 
signal to 0.01% accuracy, called acquisition time, is 4.1ys max- 
imum. Hence, the next sample command should not occur until at 
least 4.1 us after the previous conversion is complete. Therefore, 
the maximum rate at which samples are taken should not exceed one 
sample every 30.25ys to insure adequate times for settling and 
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conversion. This criterion 1s easily met by the sampling scheme 
devised 1n the system overview, which requires that a sample be 
taken ewery 37.95ys. 
The SHA1134 has a gain of +1, ±0.04%. Since the analog volt- 
age range from the previous divider circuits 1s -11 to +11 volts, 
the sample values at the amplifier's output will range from -11 
to +11 volts. The droop rate of the amplifier's output while 1n 
the hold mode 1s a maximum ±200mV/S. This means that during the 
25ps conversion time, the sampled output will change at most by 
t5yv. 
The ADC1133 1s configured 1n a bipolar input mode over an 
Input voltage range of -10 to +10 volts. Table 3 lists several 
analog Input voltages and their corresponding digital outputs, 
which are in an offset binary code. 
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Table 3 
Analog Input 
+9.9951v 
+5.0000v 
+0.0049v 
+0.0000v 
-0.0049V 
-5.0000V 
-9.9951v 
-lO.OOOOv 
Digital Output 
minium 
110000000000 
100000000001 
100000000000 
011111111111 
010000000000 
000000000001 
000000000000 
For any analog inputs of +10 volts or more, the convertor generates 
all ones as output. For any analog Inputs of -10 volts or less, 
the convertor generates all zeroes as output. The quantizing 
error for the convertor 1s ±i of a least significant bit, or 
2.45mV. Two external trims, labeled offset adjust and gain adjust, 
are provided to properly calibrate the convertor. 
To sample according to the scheme previously outlined in the 
system overview, the circuitry shown 1n Figures 17 and 18 was de- 
15 
signed and built to generate a sample command every 15yg- periods 
of 420 Khz. The reference for sampling is obtained from the 
420 Khz reference signal. The reference is converted to a TTL 
compatible square wave using an LM311 comparator. This comparator 
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has Independent ground connections to Its internal input and out- 
put stages, which enables the input to reference the analog system 
ground and the output to reference the digital system ground. 
The comparator is configured to produce a high logic output when 
the 420 Khz reference is positive and a low logic output when the 
420 Khz reference is negative. The invertor following the comparator 
is there to insure sharp transitions at the square wave edges. 
The resulting invertor output 1s a 420 Khz clock synchronized to 
the reference signal. 
To divide the 420 Khz period into 16 divisions, a digital 
phase locked loop is used. The loop consists of a type MC4044 
phase-frequency detector, a type MC4024 voltage controlled multi- 
vibrator, and a type 7493 4 bit counter. The phase detector com- 
pares the trailing edge transitions of the 420 Khz clock to the 
trailing edge transitions of the 4 bit counter output and produces 
a control voltage proportional to the frequency and phase differ- 
ences between them. This control voltage is low pass filtered by 
the RC network around the phase-frequency detector and is applied 
as the control input to the voltage controlled multivibrator. 
The multivibrator produces a higher frequency square wave output 
proportional to the controlling Input voltage over a frequency 
range determined by an external 33pf capacitor. To close the 
loop, the high frequency square wave output is applied to the 
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input of the 4 bit counter, which is configured to count to 16. 
The counter generates one square wave output for every 16 square 
wave inputs. To lock the loop, the counter's output must match 
the master clock's output in both frequency and phase. The multi- 
vibrator must therefore run at a frequency 16 times greater than 
420 Khz, or 6.72 Mhz when the loop is locked. Hence, a 6.72 Mhz 
clock, which is synchronized to the 420 Khz clock, is created by 
this phase locked loop. 
An out of lock signal is also available from the phase de- 
tector. This signal, high when the loop is locked, goes low as 
soon as the input signals do not match. The out of lock signal 
is buffered by two invertors to drive an LED which lights to indi- 
cate an unlocked situation. 
Each period of the 6.72 Mhz clock occurs in 1/16 of a period 
of 420 Khz. Generating a sample command every 255 periods of the 
6.72 Mhz clock will therefore result in a sample being taken 
15 
every 15yg periods of 420 Khz. Figure 18 shows the circuitry con- 
structed to generate the sampling commands and a timing diagram 
depicting the output levels of the circuit components during the 
interval when each sampling command is generated. The zero for 
the timing diagram scale was chosen to coincide with the start of 
the 254th period of the 6.72 Mhz clock pulse. All propagation 
delay times are based on the maximum times specified for standard 
49 
J 
TTL devices. 
The two 74161 4 bit synchronous counters are configured to 
form an 8 bit counter which counts the periods of the incoming 
6.72 Mhz clock. When the count reaches 255, all 8 output lines 
from the counter are high simultaneously. This forces the output 
of the 8 input nand gate low. This low is on the clear input to 
the counters, so all 8 counter output lines are reset to zero. 
The nand gate output is therefore forced high again, which releases 
the clear. These events take about 100ns or 2/3 of a clock period 
to complete, which means that when the next clock transition occurs, 
about 50ns later, it will be counted as the number one period in 
the next 255 count. The net result then is that the counter 
causes a 58ns negative pulse to be generated at the nand gate 
output for every 255 periods of the 6.72 Mhz clock. 
Recalling that the sample command must be a positive pulse 
at least 1.150ps long, it is obvious that the 58ns negative pulse 
cannot be used for this purpose. Therefore, this shorter pulse 
is used to control a 7474 D type flip flop which generates the 
actual sample command. During most of the count to 255 interval, 
the flip flop is set because it was previously clocked during the 
8th 6.72 Mhz clock period by the zero to one transition of the D 
output of the first 74161 counter. Therefore, Q is low. When 
the 58ns clear pulse occurs, the flip flop clears and Q goes high. 
The flip flop remains 1n this state until it is again clocked 
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during the 8th 6.72 Mhz clock period by the zero to one transition 
of the first 74161 D output. Q then goes low, and remains low 
until the next 58ns clear pulse occurs. Therefore, the Q output 
from this D flip flop goes high for 1.192us once every  255 periods 
of the 6.72 Mhz clock and serves as the sample command. 
3.8 Selection of Convertor Outputs 
When each digital conversion is completed, the convertor out- 
put which is not out of range must be selected to Interpret <j>. 
The AD1133 convertors do not provide overrange signals that indi- 
cate when the input range is exceeded. However, recall that the 
output code for any Input signal greater than or equal to +10 
volts is all ones, and the output code for any input signal less 
than or equal to -10 volts Is all zeros. One convertor output 
can be monitored for these codes. If these codes do not occur, 
the monitored output is selected and 1f the codes do occur, the 
other output is selected. It may appear that a problem can arise 
using this selection method at the very end of the valid Input 
range to the monitored convertor, where its input voltage is 
exactly ±10 volts. Here, the output will look like an overrange 
and the monitoring network will select the other convertor*s out- 
put. However, as stated in the system overview, both convertor 
outputs are simultaneously valid at the ±10 volt endpoints and 
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either converter output may be used to determine 4>. Hence, there 
is no difficulty 1n selecting the other convertor output in this 
case. 
The circuitry 1n Figure 19 was designed to select the valid 
convertor output code by monitoring the -l°Tcos*T convertor output 
for all zeroes or all ones. When either of these two situations 
occurs, the select line goes high and the 2:1 selectors are set 
to select the ~^°|sln^I convertor output. Otherwise, the select 
line is low and the -10i^ "fi convertor output 1s selected. 
The independent status signals from each convertor are com- 
bined as shown in Figure 19 to produce a single status signal. 
This signal remains high until both convertors have finished their 
conversion cycles, at which time it goes low. The 2:1 selector 
enable inputs are connected to this status line, disabling the 
selectors when conversions are taking place. 
3
«
9
 Table Lookup to Determine Angle 
To determine the value of $ from the selected convertor data, 
a lookup table for the functions -lOi^"^ and -10^o^| was 
created and burned Into 3 type 2708 IK by 8 eraseable programmable 
read only memory chips. The circuitry for the table is detailed 
in Figure 20. Eleven of the twelve selected data lines form the 
address to the lookup table. The least significant bit data line 
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54 
1s not used 1n order to minimize the table size. Ten data bits 
of output from the table represent the angle. Since the two 
digitized*functions have the same basic curve as shown back in 
Figure 4, only a principle branch of one function needs to be 
stored. The branch ranging from -45° to +45° was chosen. The 
status of the select line and the most significant bits from each 
convertor prior to selection are sufficient to later place the 
angle into its correct quadrant. In addition, since the sign of 
the function and the angle agree over the stored -45° to +45° 
range, there is no need to store a sign bit for the angle. 
The three 2708 memory chips are arranged to form the lookup 
table in the following way. Each chip has 10 address line Inputs 
which are connected to the selected convertor output bits 2 
through 11. Each chip also has a chip enable input. One chip 
is used to store the lower 8 data bits for negative function 
values. A second chip, whose output 1s connected in parallel to 
this first chip, stores the lower 8 data bits for positive func- 
tion values. The most significant bit from the selected convertor 
output, the sign bit, 1s connected to the chip enable on the 
negative function value chip. The complement of that sign bit 
is connected to the chip enable on the positive function value 
chip. When addressed, one of the two chips is enabled, based on 
the sign bit value, and supplies the data bits DO through D7. 
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The third memory chip stores D8 and D9, the two highest order 
data bits, for both positive and negative function values. Out- 
puts DO and D1 of that third chip represent D8 and D9 for negative 
function values, and outputs D2 and 03 represent D8 and 09 for 
positive function values. These two pairs of data outputs are 
connected to a 2:1 selector. Based again on the value of the 
sign bit, which 1s connected to the select input line, the selec- 
tor chooses the correct pair of data outputs from the third chip 
for data bits D8 and D9. 
The angles stored in the lookup table are coded 1n the fol- 
lowing way. The minimum value, 0.0°, has the representation 
0000000000/2> or 0,,^. The maximum value, 45.0°, has the repre- 
sentation 1000000000/2\ or 512/,^. All angles between 0.0° and 
45.09 have a proportionally corresponding code between 0000000000,-, 
and 1000000000/2x. This coding therefore allows resolution of 
the angle to .1°. The major advantage to this coding scheme is 
that the multiples of 45.0° which will be necessary to move the 
angle into the correct quadrant are easily represented as simple 
powers of two. For example, the code for 90.0° would be twice 
,10 
,11 
512(10) wn1cn 1S 2    » and tne code for 180«0° would be four times 
512/,QX which 1s 2    .    This fact greatly simplifies the hardware 
required to accomplish the quadrant adjustments. 
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3.10 Angle Placement into the Correct Quadrant 
Figure 21 contains a graph of the selected function versus 
the phase angle <j>. Below the graph Is a listing of the values of 
the select line and sign bits from each converted function for 
every 45° interval.  As can be seen, each 45° Interval has a 
unique combination of these three signals. Table 4 contains a # 
listing for each 45° interval of the function to be performed on 
the data from the lookup table to place the represenjjted^angle in 
the correct quadrant. 
Table 4 
Correct quandrant for <f» 
Function to be performed on 
data from lookup table 
-45.0° to  0.0° 0.0° - data 
0.0° to 45.0° 0.0° + data 
45.0° to 90.0° 90.0° - data 
90.0° to 135.0° 90.0° + data 
135.0° to 180.0° 180.0° - data 
180.0° to 225.0° 180.0° + data 
225.0° to 270.0° 
270.0° to 315.0° 
270.0° - data 
270.0° + data 
Again, each 45° interval requires a unique function to be per- 
formed on the data for that Interval. Therefore, the three 
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signals from the select line and the sign bits can be used to 
generate the functions for each 45° Interval. 
An_add1t1on or a subtraction and one of four constants must 
be chosen for each of the eight 45° intervals. For the addition 
and subtraction, a single signal arbitrarily chosen low for ad- 
dition and high for subtraction is sufficient to specify the 
proper arithmetic function. Of the four constants, three are 
even multiples of 45.0° and are therefore represented as follows: 
90.0° by 010000000000/2x; 180.0° by 100000000000,2y  270.0° by 
110000000000i2y    The fourth constant, 0.0°, 1s represented by 
000000000000,2y    Bits zero through nine are all zero for all 
four constants. Therefore, signals representing just bits ten 
and eleven are sufficient to specify the constant, with all 
other bits set to zero. 
For all 8 45° intervals, Table 5 lists as inputs the values 
of the select line and sign bits as well as the values for the 
addition/subtraction and bit ten and eleven signals to be 
generated. 
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Table 5 
Values of Input Signals Values of Functions 
Generated 
to be 
Select 
Function 
sin* 
|cos<j>| 
sign bit 
cos* 
| sin<f> | 
sign bit 
Add/ 
Subtract     Bit 11 
(0/1) 
Bit 10 
0 1 0 1 0 0 
0 0 0 0 0 0 
1 0 0 1 0 1 
1 0 1 0 0 1 
0 0 1 1 1 0 
0 1 1 0 1 0 
1 1 1 1 1 1 
1 1 0 0 1 1 
By inspection, the desired bit ten signal 1s implemented by 
simply using the select line. Some combinational logic performed 
on the Inputs is required to realize the bit eleven signal. 
Finally, the addition/subtraction signal is simply the exclusive 
or function of all three input signals. 
To perform the required mathematical functions listed in 
Table 4, the circuitry pictured in Figure 22 was designed. The 
three 74181 4 bit arithmetic logic units and the 74182 carry look 
ahead generator are configured to form a fast 12 bit adder/ 
subtractor. The data from the lookup table are presented to the 
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B Inputs to be added to or subtracted from the constant presented 
to the A inputs. As previously specified, bits zero through nine 
of the constant are set to zero by grounding them. Bit ten 1s 
connected to the select line and bit eleven 1s realized by the 
combinational logic Indicated. The addition/subtraction signal, 
created by the exclusive or gates, and its complement form the 
two required arithmetic logic unit operation codes for addition 
(1001) and subtraction (0110). The 12 output data bits from the 
adder/subtractor then represents the angle <j>. 
3.11 Averaging of Samples 
These twelve data bits go to a 16 bit accumulator to be 
summed to previous results for averaging. As shown 1n Figure 23 
the accumulator is composed of four 4 bit binary adders and 16 
D type flip flops. The new data appear on the A Inputs and the 
previous sum appears on the B inputs. The adders then compute a 
new sum which appears at the outputs. Upon receipt of the leading 
edge of a positive pulse on the clock line, the flip flops latch 
the new sum which replaces the previous sum and the accumulator 1s 
ready to receive a new Input. The flip flop latch can be cleared 
by the application of a low level pulse on the clear line. 
All of the operations from the initial convertor output 
selection to the addition performed by the four 7483 adders must 
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accumulator with clear. 
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have time to occur before the flip flop latch receives Its clock 
pulse. Based on figures for standard TTL maximum propagation de- 
lays, the times required for the previously described operations 
are as follows: convertor output selection, 115ns; table lookup, 
485ns; arithmetic operations, 40ns; accumulator addition, 50ns. 
Thus, a total delay of about 700ns is required between the status 
transition indicating the convertors are finished and the leading 
edge of the latch clock pulse. The circuitry pictured In Figure 
24 was designed to produce the latch clock pulse at lease 700ns 
later than the status transition time using existing signals. A 
timing diagram showing the signal levels at various component 
outputs during one cycle of operation is Included in that figure. 
A JK type flip flop 1s clocked by the 1 to 0 transition of the 
status line when both of the digital conversions are complete. 
Since the J input is held high and the K input 1s held low, the 
Q output of the flip flop is forced low enabling the 7490 decade 
counter. The counter begins counting the 1 to 0 transitions of the 
420 Khz clock connected to Its A input. A 7445 decimal decoder 
1s attached to the counter's output lines. As the counts proceed, 
the decoder output corresponding to the decimal value of the 
count is forced low for the duration of that count, which is 
2.38MS. The output from line two of the decoder is Inverted and 
serves as the latch clock pulse. The output from Hne 3 of the 
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decoder 1s used to clear the JK flip flop which disables the 
counter and resets 1t to zero. No further actions occur until 
the next 1 to 0 transition of the convertors' status line, at 
which time the cycle repeats. The latch clock pulse 1s therefore 
generated on the second 1 to 0 transition of the 420 Khz clock. 
By examining the timing diagram, the delay between the con- 
verter's status transition and the leading edge of the latch 
clock pulse can be determined. Since the convertor's status 
transition and the 420 Khz clock are Independent signals, the 
first 1 to 0 420 Khz clock transition can occur from 0 to 2.38ps 
after the 1 to 0 status transition. However, the second 1 to 0 
420 Khz clock transition must occur 2.38us after the first. There- 
fore, the delay between the status transition and the latch clock 
pulse may vary from 2.38ys to 4.76ys. Since every value 1n this 
range of delay times 1s greater than 700ns, there 1s definitely 
sufficient time for all the required operations to be performed 
before the latch clock pulse occurs. 
3.12 Scaling to a_ Distance Measurement 
When 16 samples have been summed, the 16 bit binary output 
from the accumulator is divided by 16 to provide the averaged 
value of * to be scaled to a distance measurement and displayed. 
This division is easily accomplished digitally by shifting the 
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binary point of the output four positions to the left, as each 
shift represents division by 2. To accomplish this shift 1n hard- 
ware, the four lower bits of the sum are discarded and the fifth 
bit becomes the new least significant bit. Since the remainder 
1s discarded, the 12 bit quotient produced 1s the greatest binary 
integer after division by 16, with no roundoff. This quotient 
then represents the averaged value of <j>. 
The final operation to be performed is the scaling of the 
averaged value of <}> to a distance measurement for display. As 
shown in Figure 25 a 7493 4 bit counter counts the trailing edges 
of the latch clock pulses to determine when 16 samples have been 
accumulated. When 16 counts have occurred, the D output of the 
counter clocks a JK flip flop which begins the timing sequence 
for the scaling operation. The averaged value of <}> 1s presented 
as shown in Figure 26 to the X input of a 12 bit by 12 bit TRW 
model MPY-12AJ parallel two's complement multiplier. The pre- 
determined constant required for proper scaling is provided at 
the Y input of the multiplier by setting the constant select 
switches. The product from the multiplier represents the distance 
measurement proportional to <|». The multiplier truly only performs 
an 11 by 11 bit multiplication since the sign bits of the Inputs 
need only be exclusively or-ed to produce the product sign bit. 
Therefore, only the eleven highest order bits of the averaged 
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FIGURE 26  Digital multiplier configuration with constant select. 
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value of <j> can be input to the multiplier. The least significant 
bit 1s neglected. The output from the multiplier will therefore 
only contain 11 valid bits. 
The multiplier requires an XY input strobe to latch the 
data presented at the X and Y inputs and a product output strobe 
to supply the resulting product on its output lines. These 
strobes are generated by the remaining circuitry shown 1n Figure 
25 in a manner similar to the one used to create the latch clock 
pulse. Once the JK flip flop 1s clocked, the 7490 decade counter 
is enabled by Q" and begins counting 1 to 0 transitions of the 
6.72 Mhz clock Input. On the first count, the 7445 decoder out- 
put line 1 goes low for the 149ns duration of the count, generating 
after inversion   a 149ns positive pulse for the XY strobe input 
on the multiplier. On the rising edge of that pulse, the X and Y 
input data are strobed in and multiplication begins. The multi- 
plier requires 150ns to complete the multiplication operation. To 
insure the multiplier adequate time to perform the operation, the 
Inversion of decoder output line 4, which 1s a 149ns positive 
pulse occurring 447ns after the XY Input strobe, is used as the 
output strobe. On the rising edge of this output strobe, the prod- 
uct data begin to appear on the multiplier's output lines and are 
valid after a maximum delay of 50ns. 
The scaling constant 1s specified to the multiplier in frac- 
tional two's complement format. This format was chosen because 
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it is the best way to accomodate a wide range of possible scaling 
constants with minimum effort. The first bit position 1n the 
constant is for the sign. The remaining 11 bit positions represent 
negative powers of 2 starting with 2  in the first position 
after the sign and ending with 2"  1n the last position. These 
12 bits can therefore represent decimal fractions from 0 to 
±0.99954in increments of approximately 0.0005. Section 3.14 de- 
tails the procedure for selecting the appropriate constant. 
3.13 Display of Distance Measurement 
The output data are now a binary representation of the 
measurement to be displayed. However, the Hewlett-Packard model 
5082-7300 LED numeric indicators chosen for display require a 
binary coded decimal (BCD) input format. Therefore, the multi- 
plier output data are converted from binary to the BCD format by 
eight 74185A binary to BCD convertor integrated circuits as shown . 
in Figure 27. ^ The coded data are then displayed on the LED 
indicators. 
These Indicators require a negative latch enable pulse of at 
least 120ns to update the display for each new data input. The 
enable pulse must occur at least 250ns after the multiplier's 
output strobe to allow for all the intervening propagation delays. 
This enable pulse is provided as shown back in Figure 24 by the 
7445 decoder output line 7, which produces a negative 149ns pulse 
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FIGURE 27 Binary to BCD conversion and display circuitry. 
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447ns after the multiplier output strobe. Once the display has 
been latched, the system 1s Initialized to accept the first of 
the next sixteen samples by clearing the accumulator. This 1s 
accomplished by the lto 0 transition of the 7445 decoder output 
line 9, which is connected to the clear inputs of the flip flops 
in the accumulator's latch. That transition also clears the JK 
flip flop control11no the counter and decoder that oenerate the 
149ns pulses. When that flip flop clears, the counter is dis- 
abled, resets to zero, and remains in that state until another 
sixteen samples have been accumulated. Since it takes 607ys to 
accumulate sixteen samples for display, the display 1s updated 
once every 607ps. Thus, 1,647 measurements are displayed per 
second. 
3.14 Constant Selection 
As previously mentioned and shown 1n Figures #6 and 27, the 
constant required to scale the angle measurement to a distance 
measurement is determined by the positions of the sixteen constant 
select switches SI through SI6. Four of those switches, SI to 
S4, are each connected to the decimal point input of one of the 
four LED indicator's and therefore control the location of the 
decimal point 1n the displayed measurement. Turning on one of 
these four switches lights the decimal point in the corresponding 
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indicator. The remaining twelve switches, S5 through SI6, determine 
the binary constant for scaling. Each switch corresponds to one 
of the 12 bit positions of the constant. Switch S16 sets the 
sign bit. Switches S15 to S5 consecutively set the bit positions 
corresponding to 2~ to 2  . A switch is set on to place a 1 
1n its corresponding bit position, and is set off to place a 0 
there. 
The following scheme 1s used to determine the proper value 
of the scaling constant and therefore the proper positions for the 
constant select switches. For a measurement to be displayed as a 
distance, the wavelength A of the modulating microwave frequency 
must be known. Due to reflection from the target, the phase of 
the received signal will go through a full 360° for every distance 
change of .5A. Therefore, 360° corresponds to a distance of .5x 
A full 360° 1s represented by the digital output 1000000000000,2\ 
or 4096/,QN from the phase measurement system. Therefore, the 
conversion factor, in base ten, from degrees to distance is given 
5x by the ratio AQQC'    This ratio 1s converted to a binary fraction 
and switches SI5 to S5 are set accordingly. Since the constants 
are always considered to be positive, S16 1s always off. The 
decimal point 1s located after the fourth digit, so S4 is on. The 
units of length of the measurement agree with the units used to 
specify A. Note that the actual phase measurement itself can be 
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displayed by specifying X as 720mm and Interpreting the displayed 
result In degrees. 
If the decimal ratio turns out to be less than .1, it can be 
multiplied by 10 before conversion to a binary fraction in order 
to more fully utilize the available bits 1n the binary fraction. 
The displayed measurement can then be divided by ten by shifting 
the decimal point to the left by one digit to obtain the original 
ratio. This means turning on S3 instead of S4 when setting the 
constant select switches. If the decimal ratio is less than .01, 
it can be multiplied by 100 before conversion. The displayed 
measurement is divided by 100 by turning on S2 Instead of S4. If 
the decimal ratio is less than .001, 1t can be multiplied by 1000 
before conversion, with SI turned on instead of S4 to divide by 
1000. 
As an example, the scaling constant for a microwave modula- 
tion with a 76mm wavelength 1s determined. The scaling constant 
for this wavelength 1s given by ^'^g6^ = .009277mm/0. Since 
.009277 1s less than .01, 1t 1s multiplied by 100 before conver- 
sion to a binary fraction to make maximum use of the available 
bits for scaling. The decimal fraction .9277 is then converted 
to the binary fraction .11101101100#2\. - The switches S15 to S5 
are therefore set as follows: SI5 on, SI4 on, SI3 on, SI2 off, 
Sll on, S10 on, S9 off, S8 on, S7 on, S6 off, S5 off. The fraction 
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is considered positive, so S16 1s off. Since the fraction 1s 
multiplied by 100 before conversion, S2 1s the correct decimal 
point switch to turn on to properly locate the decimal point 1n 
the displayed measurement. With the constant select switches set 
in this manner, the display Indicates the measured distance in 
millimeters for a 76mm wavelength microwave modulation. 
4.  Theoretical System Performance 
4.1 System Accuracy 
The accuracy of a measurement made by the previously described 
system 1s determined primarily by the accuracy of the analog multi- 
pliers used for the crosscorrelatlon and ratio formation. Analog 
multipliers possess nonlinear!ties which cannot be trimmed out by 
external means, resulting 1n errors 1n their output signals. The 
following analysis 1s to determine the accuracy of the phase 
measurement system for the worst case situation. 
The Analog Devices model 429B multipliers have a maximum 
Irreducible output error of .3% of full scale, or 30mV, for Input 
levels on the order of lOv. For Input levels less than 7 volts, 
this error decreases with decreasing signal, and is approximately 
given by the relationship f(Vx,VY) = |VX|EX + |Vy|Ey» where Vx 
and Vv are the X and Y input voltage levels and Ex and Ey are the 
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linearity errors associated with the X and Y Inputs, expressed 1n 
percent of full scale. For the 429B multiplier, Ex » EY « .2% 
maximum. Since the outputs from two multipliers are added to per- 
form harmonic cancellation of the 840 Khz terms, the 30 mV maximum 
errors from each multiplier add to a total 60mV error In each sum. 
Therefore, the division of each signal by the other to produce 
the ratios -10 i^"*!- and -10 -jfj^r has a 120mV error associated 
with 1t. In addition, the analog dividers producing these ratios 
have Irreducible output errors due to the nonlinear!ties of the 
Zeltex ZM606 multipliers. The ZM606 multiplier has an Irreducible 
output error of .25% of full scale, or 25mV. However, when con- 
figured as a divider, that error Increases with decreasing de- 
nominator voltage by approximately |v i, where V» 1s the denom- 
A 
inator voltage. Since a quotient 1s only chosen when Its denom- 
inator's magnitude 1s between 7.07 and 10.0 volts, the largest 
10 ,- 10 _ T"  
put error from the analog divider 1s 35mV maximum. The total 
value for the expression -m-r 1s -r^j « 1.41. Therefore, the out- 
worst case error 1n each ratio signal 1s then 155mV, or approx- 
imately .1.5% of full scale output. 
The slope of the Inverse function used to recover ♦ has a 
maximum value of 1. Hence, a 1.5% error 1n the above ratios will 
result in a 1.5% error 1n the angle $ in the worst case. This 
translates to a 1.4° uncertainty 1n the angle <fr. Assuming a 38mm 
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half wavelength for the microwave modulating frequency, the cor- 
responding uncertainty 1n distance 1s 0.15mm. 
If a low pass filter 1s used Instead of harmonic cancellation 
to eliminate the 840 Khz terms, the accuracy figure 1s Improved 
since the summation of two multiplier outputs 1s no longer neces- 
sary. The Improvement 1n accuracy will be determined for the 
same worst case situation just analyzed. The lowpass filter scheme 
again has the Initial 30mV error due to the 429B analog multi- 
pliers. After lowpass filtering, the divisions which-produce the 
two ratio signals each have a 60mV maximum error 1n their quo- 
tients. The analog dividers performing those divisions again 
have the additional 35mV error in their outputs due to the ZM606 
multipliers. Hence, the total worst case error In the ratio sig- 
nals for the lowpass filtering scheme 1s 95mV. This results 1n 
an angle uncertainty of .86° and a distance uncertainty of 0.09mm 
for a 38mm half wavelength microwave modulation. 
There are also errors associated with the analog to digital 
conversions and other digital operations comprising the remainder 
of the phase measurement system. As shown below, however, the 
effects on total system accuracy by these errors are small com- 
pared to those of the analog multipliers. Each analog to digital 
convertor has a maximum differential nonllnearlty error of ±1 
least significant bit (LSB) or ±4.9mV, and a quantization error 
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of ±2 LSB or ±2.45mV. This differential nonllnearlty leads to a 
maximum additional uncertainty of .04° In the phase angle <*>, which 
1s negligible compared to the uncertainties due to the analog por- 
tion of the system. The quantization error of ±j LSB Indicates 
the resolution to which the analog voltage can be uniquely dig- 
itized. The specified ±2.45mV value for this error corresponds 
to ±.01°, Indicating that the 12 bit conversion performed could 
resolve the phase angle to within .02°. However, since the ac- 
curacy due to the analog circuitry 1s on the order of 1%, resolu- 
tion of the phase angle to .1° ±.05° by the digital portion of 
the system 1s sufficient. 
The lookup table and arithmetic logic units do specify the 
phase angle to .1° ±.05°. However, the greatest integer division 
Involved 1n the averaging operation always rounds down so that 
the final accuracy to which the digital portion of the system can 
specify the phase angle 1s .1° + .1°. The display 1s only spec- 
ified to .2° + .2° because the least significant bit from the 
accumulator cannot be used by the digital multiplier when scaling. 
If this multiplier were replaced by a true 12 bit by 12 bit multi- 
plier, the display accuracy would also be to .1° + .1°. 
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4.2 Effect of Noise on Distance Measurement 
The presence of noise 1n the received signal will cause some 
deviations 1n the displayed distance measurement. An estimate 
of how the mean square deviation of displayed measurements relates 
to the signal to noise ratio of the received signal will now be 
determined. Methods to decrease that mean square deviation, there- 
by improving detector performance, will then be investigated. 
The noisy received signal from the photomultlpHer tube 1s 
first passed through a narrowband predetectlon filter of band- 
width Af, centered at the frequency u of the desired Incoming 
sinusoid. This bandwidth Af Is much smaller than u, so that the 
output of the filter 1s the desired signal, XQ cos(wt-4>), and 
narrowband noise.  Since the narrowband noise 1s a Gaussian ran- 
dom process, 1t can be expressed as x(t) cosut - y(t) slnwt,*- ^ 
where x(t) and y(t) are the randomly varying amplitudes of the 
quadrature noise components. The noise component can also be re- 
written as c(t) cos(wt+<|)(t)) where c(t) and ij>(t) are the randomly 
varying amplitude and phase of the noise component. The expres- 
sions relating c(t) and *(t) to x(t) and y(t) are c(t) ■ 
lxZ{t)+/(t)l}/2  and *(t) = tan"1 $|j- . The variance o2 of the 
random variables x(t), y(t), and c(t) 1s given by o = x (t) = 
y2(t) = c2(t) = WAf.E7»8^ Here WAf is the noise power over the 
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Af bandwidth. The signal to noise ratio of the received signal 
X 2 
after predetectlon narrowband filtering 1s given by 2W -, where 
-j- 1s the power of the X cos(wt+*) signal. 
The detector forms a signal proportional to cos* by first 
multiplying the received signal, X cos(u>t+*) + c(t) cos(u>t+if<(t)), 
by cosut to obtain the first product for summation. The received 
signal 1s also phase shifted by 90°, forming X s1n(wt+*) + 
c(t) sin(u>t+<j>(t)), which is multiplied by slnwt to obtain the 
second product for summation. Since Af 1s much smaller than w, 
1t 1s assumed that the phase shifter simply shifts the noise com- 
ponent as well as the signal component by 90° and does not alter 
the statistical properties of c(t) or  if>(t). The summation of 
the two products produces the signal x = X cos<|> + c(t) cos^(t). 
The variance of this signal x 1s equal to the variance of 
c(t) cosv(t). Assuming that i|»(t) 1s uniformly distributed over 
the interval 0 to Zv  radians, the variance of c(t) cos\|;(t) is 
c2(t) 
—A—«- or WAf. Therefore, the variance of x is WAf. By similar 
analysis; the other signal formed by the detector proportional to 
sin* 1s y = X sin* + c(t) sin^(t). This signal y has the same 
variance as x, namely WAf. Since the components c(t) cos^(t) and 
c(t) s1n^(t) are essentially noise variations in the cos* and 
sin* signals, the signals x and y will now simply be written as 
x « XQ cos* and y =X sin* with the understanding that each signal 
81 
has a variance WAf due to the noise component. 
These functions are combined to form the tangent of * for 
table lookup. Therefore, changes 1n <j> due to changes in tan4. 
must be determined to relate deviations in 4 back to the 
variances of x and y. Since d(**n*) - —U- , 
* cos * 
2 
d* = cos <t> d(tan*) 
X    sin*     y 
Let Z = tan* - £■ ■ j—-—■ a j , where Y ■ sin* and X ■ cos<j>. 
0 
2 
Then, d* = cos * dZ 
Now, dZ = d(j)  = (^)dX + } dY 
A 
Since the deviations in X and Y due to noise, dX and dY, are un- 
correlated, 
(dZ)2 = (^ dX)2 + (J- dY)2 
A 
Since the variances of dX and dY are equal, 
(dX)2 = (dY)2 
Then, d* - cos2* dZ = cos2* y/{=^ dX)2 + (j dY)2 
T  
d* - cos2* J\ (dX)2 + \ (dY)2 
'  A A 
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d+ - cos2*^ (dX)2 + \ (dX)2 
2       /Y 1 d$ = cos ♦^/i^+ -2    dX but Y = sin* 
V     A A 
X ■ cos* 
d+ ■ cos\A^+ —U-   dX 
V cos %     cos <j> 
d<|> =y sin <j> + cos *   dX 
d* = dX 
The variance of * is the same as the variance of the original re- 
ceived signal. Therefore, the mean sauare deviation, in deqrees, 
of $ is given by oA = 4.5  WAf, where 4.5 1s the voltage to 
angle conversion factor. The mean square deviation in distance is 
given by aQ - jr    WAf, where yg- is the conversion factor from 
voltage to distance and x 1s the wavelength of the microwave 
modulating signal. The units of o_ are those of A. 
As can be seen from this result, the mean square deviation 
1n the distance measurement can be decreased by decreasing the 
bandwidth Af. One way to effectively accomplish this decrease Is 
to lowpass filter either the x and y signals or the tan<|> and cot* 
signals with a cutoff frequency f which 1s less than half the 
original Af bandwidth. The mean square deviation 1n distance, 
i 
as a function of f , is then given by o_ s Vg  Wf . Decreasing 
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f decreases aQ at the expense of the time required to make a 
measurement. 
Alternatively, the x and y signals or the tan<|> and cot«)> 
signals can be sampled and averaged in a digital manner. The 
magnitude of the impulse response for such a technique, as der- 
ived 1n the appendix, 1s given by 
IsmM] |H(u>)| = I   -?J |s1n fl| 
where N 1s the number of samples and T 1s the time between samples, 
This magnitude response, shown 1n Figure  , has a lowpass filter 
characteristic, with an effective cutoff frequency f generally 
considered to be that of the first zero, JPP- . Again, this f 
should be less than half of the Af bandwidth of the predetectlon 
filter to significantly decrease the noise bandwidth. The mean 
square deviation 1n the distance measurement using this technique 
is given by 
aD = T6  NT ' 
In this case, oQ can be decreased by Increasing the number of 
samples or by increasing the time between samples, or both. 
For the sampling scheme used 1n the previously described 
phase detector, the values of N and T are 16 and 37.95ns respec- 
tively. Therefore, the sample and averaging for the display has 
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an equivalent f   of 1.647 Khz. 
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5.  Conclusions 
The system accuracy of this phase measurelng subsystem 1s 
primarily determined by the analog multipliers. To significantly 
increase the system accuracy without affecting measurement speed, 
multipliers with smaller nonllnearlty errors must be used. Alter- 
natively, if measurement speed may be sacrificed, system accuracy 
can be increased by using low pass filters instead of harmonic 
cancellation to eliminate the undesired high frequency components. 
System accuracy increases because only two analog multipliers are 
required to Implement the crosscorrelation if low pass filters 
are used, but four analog multipliers are required 1f harmonic 
cancellation 1s used. 
The mean square deviation 1n the distance measurement due to 
noise in the received signal can be decreased by additional fil- 
tering to decrease the noise bandwidth Af. This filtering may 
either be done before the detector by narrowing the bandwidth of 
the bandpass predetectlon filter or after the detector by low pass 
filtering the detector outputs. A smaller Af or f results 1n a 
smaller mean square deviation in the distance measurement at the 
expense of speed. Alternatively, the detector output can be dig- 
itally sampled and those samples averaged to decrease the mean 
square deviation. With the digital technique, Increasing the num- 
ber of samples taken for averaging or increasing the time period 
between samples decreases the mean square deviation. A combination 
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of both techniques may prove best to optimize the speed versus 
accuracy trade-off. 
Due to the high speed at which the distance measurements are 
made, it would not be feasible to Incorporate a microprocessor 
into this subsystem to perform any of the functions currently 
done by digital hardware. However, a microprocessor could be 
added to the subsystem to provide a means for storing the distance 
measurements or communicating them to a computer for further pro- 
cessing. A microprocessor could also be used 1n conjunction with 
a frequency counter to automatically specify the scaling constant 
for the distance measurement. By monitoring the frequency of the 
modulating microwave signal, the microprocessor could generate 
the appropriate Information for scaling. If the frequency of the 
modulating microwave signal changed, the microprocessor would up- 
date the scaling constant to keep the displayed distance measure- 
ments accurate. 
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Appendix 
1.  Crosscorrelatlon between the received and reference signals. 
The crosscorrelatlon function for two periodic signals f,(t) and 
f«(t) 1s given by the expression 
T 
X12(T) = T J
2
 ^(tjf^t-xjdt 
T 
Let f-j(t) ■ a cos(wt+e) + n(t) be the received signal and 
f«(t) ■ b cos(w(t-r)+e) be the reference signal. Then 
T 
      1  ? 
X12(x) = j   r  [a cos(a)t+e)+n(t)] [b cos(a)(t-T)+e)]dt 
T 
T 
» i J2 a cos(a)t+e) b cos(a>(t-T)+e)dt + 
1
 -T 
2 
T 
i /2 n(t)b cos(u(t-T)+e)dt 1
 -T 
2 
Since the signal and the quantum noise are uncorrelated, the 
second integral is zero for all T. Therefore, 
T 
X12(T) = —I     cos(tot+e) cos(w(t-r)+e)dt + 0 
1 
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ab ab jf   j     cos(2o)t+2e-a,T)dt + f£   /     cos(wT)dt 2T 
-I 
2 
2T 
-T 
2 
|^jr s1n(2wt+2e+a)T) 
T 1 
-T 
2 
+ ly t COS(WT) 
T 
2 
-T 
2 
I^JT [s1n(o)T+2e+o)T) - s1n(-wT+2e+u)T)] + f£ [|+£] COS(WT) 
Since wT = 2TT, 
X12(T) = |^f [s1n(27T+2e+uT) - s1n(-2Tr+2e+u>T)] + §f T COS(U>T) 
= f^f [s1n(2e+a)T) - sin(2e+o)T)] + f^- COS(WT) 
= 0+|^ COS(O)T) 
Since <j> = (i)Tt 
_ ab X12(T) = X12(*) = f^cos<|> 
2. Derivation of |H(w)| for digital sampling and averaging. 
The digital scheme of sampling a signal and averaging N of those 
samples together can be modeled as a delay line type filter, with 
N .taps summed together, each with unity weight. The output from 
the summation 1s divided by N to obtain the average. This model 
1s pictured 1n Figure 29. 
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/\. 
The Impulse response of this structure 1s given by 
n(t) = fi(t) + 6(t-T) + ... + 6(t-(N-1)T) 
The Fourier transform of h(t) 1s 
H(u») =1(1 +e-jwt + ... + e-j(N-1)uT) 
The finite sum 1n parenthesis can be written as 
i  . >NT j-=— .       Therefore, 
1  - eJU,T 
1 1  - eju,NT 
H(u)
 
=
 N ! . e^T 
H(u>) = 1 e-J>T   eJ>T - e-y 
H(u>) = 1 e'jH   sin ? wT 
N
 ef^01   s1n ^ uT 
|H(«)| = l'51"!"1' 
|s1n ^a)T| 
|H(w)| 1s then the magnitude of the Impulse response of this 
digital sampling and averaging system. A plot of |H(u)| appears 
in Fiaure 30. 
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